

ABSTRACT OF THE DISCLOSURE

A semiconductor memory device is capable of performing a faster
5 operation by reducing a load applied to a subword selection line or driving a
subword driver provided for each memory mat. In a drive method of subword
drivers that are actuated in response to subword selection signals supplied
through subword selection lines, the subword selection lines are branched
according to the number of memory mats. Each subword selection signal has a
10 polarity to a branching position and an inverted polarity from each branching
position to each subword driver. The inverted subword selection signal together
with a main word signal are calculated to operation in each subword driver and
output as a subword drive signal. The plurality of subword drivers share an
inverter circuit for inverting the main word signals so as to permit a simplified
15 circuit configuration.